NS低抖动LVDSFPGA接口方案

来源：<a href='http://bbs.hqew.com/viewthread.php?tid=552446' target='_blank'>liuxianping</a> 作者：华仔浏览：956 时间：2016-08-10 14:18

标签：

摘要： NS公司的DS32EL0421/DS32ELX0421是低抖动LVDS并串转换芯片,而DS32EL0124/DS32ELX0124则是串并转换芯片.这种SERDES芯片组具有高达5个并行输入的LVDS通路,数据速率高达3.125Gbps,而在3.125Gbps时的本征抖动为35ps.SERDES芯片组广泛应用在图像和显示器,视频传输,通信系统,测试和测量设备以及工业总线.本文介绍了SERDES芯片组的主要特性,关键的指标,典型应用以及典型的接口电路.TheDS32EL0421/DS32ELX0421isa125MHzto312.5MHz(DDR)seri

NS公司的DS32EL0421/ DS32ELX0421是低抖动LVDS 并串转换芯片,而DS32EL0124/DS32ELX0124则是串并转换芯片.这种SERDES芯片组具有高达5个并行输入的LVDS通路,数据速率高达3.125Gbps,而在3.125Gbps时的本征抖动为35ps. SERDES芯片组广泛应用在图像和显示器,视频传输,通信系统,测试和测量设备以及工业总线.本文介绍了SERDES芯片组的主要特性,关键的指标,典型应用以及典型的接口电路.

The DS32EL0421/DS32ELX0421 is a 125 MHz to 312.5 MHz (DDR) serializer for high-speed serial transmission over FR-4 printed circuit board backplanes, balanced cables, and optical fiber. This easy-to-use chipset integrates advanced signal and clock conditioning functions, with an FPGA friendly interface.
The DS32EL0421/DS32ELX0421 serializes up to 5 parallel input LVDS channels to create a maximum data payload of 3.125 Gbps. If the integrated DC-balance encoding is enabled, the maximum data payload achievable is 2.5 Gbps.
The DS32EL0421/DS32ELX0421 serializers feature remote sense capability to automatically detect and negotiate link status with its companion
DS32EL0124/DS32ELX0124 deserializers without requiring an additional feedback path.
The parallel LVDS interface reduces FPGA I/O pins, board trace count and alleviates EMI issues, when compared to traditional single-ended wide bus interfaces.
The DS32EL0421/DS32ELX0421 is programmable through a SMBus interface as well as through control pins.
主要特性:
■ 5-bit LVDS parallel data interface
■ Programmable transmit de-emphasis
■ Configurable output levels (VOD)
■ Selectable DC-balanced encoder
■ Selectable data scrambler
■ Remote Sense for automatic detection and negotiation of link status
■ On chip LC VCOs
■ Redundant serial output (ELX device only)
■ Data valid signaling to assist with synchronization of multiple receivers
■ Supports AC- and DC-coupled signaling
■ Integrated CML and LVDS terminations
■ Configurable PLL loop bandwidth
■ Programmable output termination (50Ω or 75Ω).
■ Built-in test pattern generator
■ Loss of lock and error reporting
■ Configurable via SMBus
■ 48-pin LLP package with exposed DAP

关键的指标:
■ 1.25 to 3.125 Gbps serial data rate
■ 125 to 312.5 MHz DDR parallel clock
■ -40° to +85°C temperature range
■ >8 kV ESD (HBM) protection
■ Low Intrinsic Jitter — 35ps at 3.125 Gbps
目标应用:
■ Imaging: Industrial, Medical Security, Printers
■ Displays: LED walls, Commercial
■ Video Transport
■ Communication Systems
■ Test and Measurement
■ Industrial Bus

图1.典型应用

图2. DS32ELX0421典型的接口电路

详情请见:

>http://cache.national.com/ds/DS/DS32EL0421.pdf

上一篇：已经是第一篇

下一篇：射极跟随器型开关电路

型号	厂商	价格
EPCOS	爱普科斯	/
STM32F103RCT6	ST	￥461.23
STM32F103C8T6	ST	￥84
STM32F103VET6	ST	￥426.57
STM32F103RET6	ST	￥780.82
STM8S003F3P6	ST	￥10.62
STM32F103VCT6	ST	￥275.84
STM32F103CBT6	ST	￥130.66
STM32F030C8T6	ST	￥18.11
N76E003AT20	NUVOTON	￥9.67

扫码下载
手机洽洽

微信小程序

扫码下载手机洽洽

华强电子网公众号

华强电子网移动端

华强商城公众号

芯八哥公众号

NS低抖动LVDSFPGA接口方案

相关阅读

元器件特卖

IC百科

最新求购

最近搜过

本周热料

最近搜过

扫码下载手机洽洽

微信小程序

扫码下载手机洽洽

华强电子网公众号

华强电子网移动端

华强商城公众号

芯八哥公众号

NS低抖动LVDSFPGA接口方案

相关阅读

元器件特卖

IC百科

最新求购

扫码下载
手机洽洽